FIG. 1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6

<u>1a</u>




FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.14




FIG.15





FIG.16






FIG.18

1a PRIOR ART




FIG.19




FIG.13






FIG.20










FIG.23

PRIOR ART

1a

5

H

3 4 3 4

MEMORY ARRAY REGION LOGIC CIRCUIT REGION